

Table of Contents

Sheet	Name	Sheet	Name	Sheet	Name
1	Table of Contents	31	Button & Diagnostic Conn	61	+1VSB
2	Build Options	32	On Board-Sensors	62	+1.8VSB & Load SW
3	BLOCK DIAGRAM	33	Debug Conn	63	CHARGER
4	CLOCK DISTRIBUTION	34	PECI	64	+5V Load SW
5	SIGNAL & RESET MAP	35	Silego Controller	65	+3P3V Load SW
6	POWER FLOW (1 OF 3)	36	SAM Power, ADC, & Debug	66	Controller 1
7	POWER FLOW (2 OF 3)	37	SAM Buses & Gpio	67	IA and SA
8	POWER FLOW (3 OF 3)	38	TPM	68	Empty
9	I2C MAP	39	Temp Sensor/System Fan	69	GT
10	CPU(1)_MISC,JTAG,DDI.EDP	40	REALTEK ALC3269C_81BGA	70	SL1 Power, Battery Conn
11	CPU(2)_LPDDR3	41	Audio Jack/Spkr	71	SL1 Signals
12	CPU(3)_POWER1	42	Microphone_rear	72	+3P3V_HPDP/LCD backlight/TB
13	CPU(4)_POWER2	43	SSD_1	73	Debug Expansion Connector
14	CPU(5)_GND	44	SSD_2	74	Blade Interface
15	CPU(6)_CFG_RESERVED	45	USB3.0	75	Power Protect
16	LPDDR3(1)_MEMORY DOWN	46	DP Dongle Control	76	Shields, TPs, & Mechanical
17	LPDDR3(2)_MEMORY DOWN	47	mDP		
18	XDP	48	SDXC		
19	LPDDR3(3)_CA/DQ Voltage	49	Camera IR		
20	PCH(1)_SD,HDA,RTC, CLK	50	Wi-Fi_BT		
21	PCH(2)_CLK,SMB,LPC, SPI	51	Empty		
22	PCH(3)_SYS PWR CONTR	52	Camera Power		
23	PCH(4)_CCI, HWID	53	Camera Rear		
24	PCH(5)_PCIE,USB	54	Camera Front		
25	PCH(6)_CPU,GPIO,MISC	55	3P3VA & Reset		
26	PCH(7)_POWER	56	+VCCIO		
27	PCH(8)_empty	57	eDP connector		
28	Power Monitor	58	+VCCEDRAM & +VCCEOPIO		
29	SI Coupon	59	+5VSB & +3P3VSB		
30	Touch Con & Key	60	+1P2V_DUAL&+VTT		

CAD Note:

Default component footprint is SMD 0201, X5R, 1% resistors.

Property: BUILD-OPT
DNP = Do Not Place

S or DB = Replace after Debug

W x H 457 x 296 mm

Title: Table of Contents	
Engineer: <OrgAddr>	
Size: Cuspm	Rev: 1.00
Date: Tuesday, December 13, 2016	Sheet: 1 of 76

BUILD-OPT	BOMAssy	Remarks
ALL	Common	DEFAULT - Populated as shown in Core schematic for all variants
DNP	Common	O-STUFF for all variants
TBL1001	Common	CPU selection (In Common; No SOC based variants)
TBL3602	Common	Res Jumpers (In Common; No SOC based variants)
U23E	Common	Only populated to support U23e variants (In Common; No SOC based variants)
TBL2301	Bd ID	Res Jumpers
TBL3601	BdID	Res Jumpers
TBL1601	Mem	LPDDR3 Memory Assembly Options
TBL3801	TPM	Security Device Options
TBL4301	SSD	SSD Memory part options
SSD1	SSD	Only populated for single SSD configurations.
SSD2	SSD	Only populated for dual SSD configurations.
S	Debug	Legacy - Originally intended same as DBG_S. please replace with DBG_S, DBG_R, or DBG_D as appropriate.
DBG	Debug	Legacy - Same as DBG_D shown below. Part depopulated for IVP.
DBG_D	Debug	Debug Part - Remove from BOM (Depopulate) for MP
DBG_N	Debug	Non-Debug Part - Installed only in non-debug builds
DBG_R	Debug	Debug Part - Replace with lower cost component for MP (Ex; replace precision shunt with 0-ohm jumper)
DBG_S	Debug	Debug Part - Replace with board short for MP (not commonly used anymore)
DBG_T	Debug	Debug Part - Used for Power Telemetry in IVP as needed.
XDP	XDP	Legacy - Same as XDP_D
XDP_D	XDP	Only used as needed for CPU Debug. Depopulated for MP and most EV/DV/PV assemblies.
FAN	FAN	Parts used to support Fan option.

Allowable Part Substitutions

Primary Part	Primary Part Description	Substitute Part	Substitute Part Description	Reference Designator
X910478-001	CAP-POLY-TANT,SM,47 uF,16 V,20%,200 mOHM,1210	X944915-001	CAP-POLY-TANT,SM,47 uF,16 V,20%,90 mOHM,1210	C6334,C6335,C6351,C6352
X950699-001	IND-FER-COMMON MODE,SM,160 mA,25%,50 OHM,0504	X869713-001	IND-FER-COMMON MODE,SM,100 mA,25%,80 OHM,100MHZ,1.5DCR,1.25X1.0X.3MM	L4501,L4502,L4702,L4703,L4704,L4705,L4801,L4802,M71L1,M71L2
M1006065-001	IND,COMMON MODE,100mA,SURFACE MOUNT,90 OHM,2 LINE	X888388-001	IND-FER-COMMON MODE,SM,100 mA,20%,90 OHM,100MHZ,0302,NOT FOR NEW DESIGN	L4905,L4906,L5301,L5302,L5303,L5304,L5305,L5401,L5402,L5403
X911507-001	IND-PWR,SM,10 uH,2.5 A,154 mOHM,20%,5.4X5.2X1.8MM	M1002310-001	IND,POWER MULTILAYER,10uH,2.6A,20%,145mOhm,SURFACE MOUNT,5P4*5P2MM	L7204
X865865-001	TRA-N-CNL,SM,VMT3,20 V,200 mAmp,8 V	X885388-001	TRA-N-CNL,SM,2-L1B,20 V,250 mAmp,10 V,SSM3K37MFV	PQ5506,PQ7505,Q2002,Q2101,Q2102,Q2501,Q2502,Q3001,Q3004,Q4301,Q4701,Q5301,Q5401,Q5702,Q6306,Q6307,Q7000,Q7102,Q7201,Q1001
X861507-001	RES-FXD,SM,49.9 OHM,1%,1/20W,0201	X878664-001	IC,SM,WLCSPP4,TPS22908YZTR,LOAD SWITCH	R1004,R1022,R1023,R1024,R1025,R1026,R1027,R1029,R1507,R2231,R2241,R6606,R6617


CAD Note:

Defaults: Footprint SMD 0201, Cap tmp Coeff X5R, 1% resistors

W x H 432 x 280 mm


Title: Build Options	
Engineer: <OrgAddr1>	
Size: Custom	Rev: 1.00
Date: Tuesday, December 13, 2016	Sheet 2 of 76

■ Shared
■ Program specific



LPDDR3 - CH B

LPDDR3-1 CH A



M_CHA_CLK[0..1]/#

M_CHB_CLK[0..1]/#

CLKOUT_LPC_1

CK_24M_TPM
24 MHz

TPM

CLKOUT_ITXDP_N
CLKOUT_ITXDP_P

CLK_XDP_N
CLK_XDP_P
100 MHz

XDP

CLKOUT_PCIE_N2
CLKOUT_PCIE_P2

PCIE_WIFI_RCLK_N
PCIE_WIFI_RCLK_P
100 MHz

WIFI

CLKOUT_PCIE_N4
CLKOUT_PCIE_P4

PCIECLK_SSD_DN
PCIECLK_SSD_DP
100 MHz

SSD

HDA_BCLK

AZ_BITCLK
24 MHz

AUDIO CODEC

SPI_CLK

SPI_CLK
50 MHz

SPI ROM

W x H 402 x 260 mm

<Core Design>

Title: CLCOK DISTRIBUTION

<OrgName>

Engineer: <OrgAddr1>

Size Project Name

Custom

KBL M DV1p0


Rev

2.89.6

Date: Tuesday, December 13, 2016

Sheet 4 of 76

SIGNAL & RESET MAP



POWER ON SEQUENCE (TBD)

STEP	Signal & Description
1	Convert any raw power to +3P3VAS
2	+3P3V_SAM / Generate SAM's power
3	SAM_RESET# / Initialize SAM
4	+VSYS / Declare system power ready
5	Intentionally unused
6	PCH_DPWRK / Declare deep power good to PCH
7	SLP_SUS# / Request standby power
8	VSUS_ON / SAM turns on standby power
9	ALL_SUS_PWRGD / Standby power (SUS) power stable
10	RSMRST# / Declare SUS power good to PCH
11	Intentionally unused
12	PWRBTN# to Siligo & SAM
13	SB_PWRBTN# / SAM passes PWRBTN# signal to PCH
14	SLP_S4# / PCH requests exit of S4 state when high
15	SLP_S4_DRV# / SAM drives the power regulators
16	SLP_S3# / PCH requests exit of S3 state when high
17	SLP_S3_DRV# / SAM drives the power regulators
18	ALL_SYS_PWRGD / Regulators declare stability
19	VCCST_PWRGD / Regulators declare stability to CPU
20	VRM_PWRGD / Regulators declare CPU power is good
21	PM_PCH_PWRK / SAM delays CPU power good >5ms
22	SYS_PWRK / SAM declares system power stable
23	SVID / VR controller establish protocol to CPU
24	PLTRST# / PCH releases Platform Reaser signal

Power On Sequence
1 → 24