

LCFC Confidential


Y530 M/B Schematics Document

Coffee Lake H-Processor with DDR4 + NV N17E-G1 GPU

FY510

2018-06-27

REV: 1.0

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				
Size	Document Number	Date	Rev	
Custom	FY510	Monday, July 02, 2018	1.0	
			Sheet	1 of 75

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+3VALW_PCH	+1.2V	+5VS +3VS VCCIO VCCSA VCCSTG VCCCPUCORE VCCSPCORE +1.8VS_AON +1.8VGS NVVDD NVVDDS +1.0VGS FBVDDQ
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOM Structure Control Table

BOM Structure	BTO Item
@	Not stuff
AOAC@	AOAC support part
CNVI@	CNVI support part
ME@	ME part(connector, hole)
OPT@	For NV GPU part
OPTANE@	Optane memory support part
TPM@	For support TPM sku part
CD@	Cost down part

Port	Function
1	Back USB3.0
2	Left USB3.0
3	Right USB3.0
4	Type-C Port
5	NA
6	Camera
7:13	NA
14	BT

Port	Function
1	Back USB3.0
2	Type-C Port
3	Left USB3.0
4	Right USB3.0
5	NA
6	NA


Port	Function
0A	NA
0B	NA
1A	M.2 SSD Gen3
1B	NA
2	HDD Gen3
3	NA
4	NA
5	NA

Port	Function
1:8	NA
9	M.2 SSD/Optane
10	M.2 SSD/Optane
11	M.2 SSD/Optane
12	M.2 SSD/Optane
13	WLAN Gen1
14	LAN Gen1
15:24	NA

Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/02/26	Deciphered Date	2016/02/26
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			

Notes List		Rev
Size	Document Number	1.0
Custom	FY510	
Date	Monday, July 02, 2018	Sheet 3 of 76





SMBUS Control Table

	000BC0	VGA	BATT	IT8226E	800700	80A0	Thermal	PCH	TS	Charge	ASB	DB	DB-C	ASPI	Audio
EC_SMB_CK0 EC_SMB_DA0	IT8226E	V	V	V	X	X	X	X	X	V	X	X	X	X	X
EC_SMB_CK1 EC_SMB_DA1	IT8226E	V	V	V	X	X	V	V	V	X	X	X	X	X	X
PCH_SMB_CK1 PCH_SMB_DA1	IT8226E	V	V	V	X	X	V	V	V	X	X	X	X	X	X
PCH_SMB_CK2 PCH_SMB_DA2	IT8226E	V	V	V	X	X	V	V	V	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8226E	V	V	V	X	X	V	V	V	X	X	X	X	X	X

EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address		PCH I2C 2 Bus address	
Device	Address	Device	Address	Device	Address	Device	Address
0000 0000 h	0000	0000 0000 h	0000	0000 0000 h	0000	0000 0000 h	0000
0000 0000 h	0000	0000 0000 h	0000	0000 0000 h	0000	0000 0000 h	0000
0000 0000 h	0000	0000 0000 h	0000	0000 0000 h	0000	0000 0000 h	0000

