

Cyborg 16H Schematic


Intel TGL-H DVT

2020/10/06

REV : X01


DY : None Installed
DIS: DISCRTE OPTIMUS installed

TGL-H




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Cover Page		
Size A4	Document Number Cyborg_TGL-H RTX	Rev X01
Date: Friday, November 20, 2020		Sheet 1 of 106

Project Code : QRQY00000944
 PCB P/N : 19843-SA
 Revision : X00


Cyborg TGL-H RTX Block Diagram



CHARGER		44
ISL9538	INPUTS	OUTPUTS
AD+		DCBATOUT
BT+		
SYSTEM DC/DC		45
SY288CRAC-GP		
TP51393PRJER-GP		
INPUTS	OUTPUTS	
DCBATOUT	3D3V_PWR	3D3V_S5
	5V_PWR	5V_S5
CPU Core Power		
NCP81307MNTXG-GP 46-50		
NCP302045MNTWG*4		
RT6543AGQW-GP		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+VCCGT (23e)	
DCBATOUT	+VCCSA	
DDR4 SUS		51
TP551486RJR-GP		
INPUTS	OUTPUTS	
DCBATOUT	1D2V_S3	0D6V_S3
DC3V_S5		2D5V_S3
CPU VCCPRIM_CORE		1V
1V		
INPUTS	OUTPUTS	
1D0V_S5	+VCCPRIM_CORE	
CPU DCDC-V1D00A		53
AO22262QI-10-GP-U		
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D8V		40
APL5934KAI-TRG-GP-U54		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V_S0		40
G2898KD1U-GP		
INPUTS	OUTPUTS	
3V_S0	3V_S0	3D3V_S0
3D3V_S5		3D3V_S0
1D8V_AON_S0		86
G2898KD1U-GP		
INPUTS	OUTPUTS	
3D3V_S0	1D8V_AON_S0	
1V_VGACORE_S0		85
MP2884AGU-0916-GP		
INPUTS	OUTPUTS	
DCBATOUT	1V_VGACORE_S0	
1V_VGA_S0		86
TP551396RJR-GP		
INPUTS	OUTPUTS	
DCBATOUT	1V_VGA_S0	
1D35V_VGA_S0		86
RT8816BQW-GP		
INPUTS	OUTPUTS	
DCBATOUT	1D35V_VGA_S0	



575683_TGL_EDS_Vol1_Rev1p0 P.108



618429_TGL_H_PDG_Rev1p0 RCOMP

Pin Name	PCIe4_RCOMP_P	PCIe16_COM0_RCOMP_P	DMI1_RCOMP_P
Board Rterm (ohm)	2.2kΩ±1% Differential	2.2kΩ±1% Differential	2.2kΩ±1% Differential
Board Rdc (ohm)	<0.5 sum both traces	<0.5 sum both traces	<0.5 sum both traces
Board Cap (pF)	2	2	N/A
Spacing for Breakout (mm)	MS: 500	MS: 500	MS: 500
Spacing for Mainframe (mm)	SL/DSL: 380	SL/DSL: 380	SL/DSL: 380
DDR			
HDMI			
DP			
eDP			
DSI			
CSI			
Type-C			
PCIe4x4	X		
PCIe4x16		X	
DMI			X
DP/FP(V1/2/3)			
ModPHY			
USB2			
GPIO_L8V0_3V			
SoundWire			
GPIO_L8V			
XTAL			
CNV_DPHY			

Dell_CV21_CSB_HSI0_Port_Assignment_Rev0.1_2020-04-07_Cyborg-H

Ball	HSIO Lane	HSIO Type and Lane	CY21 Port Mapping	Cyborg-H	
BH38	0	USB-C 0			
L31	4	PCIe 4.0 #0	PCIe x 4 <Gen4> (NVMe storage)	CPU M.2 SSD <Gen4> (PCIe4)	
L31	5	PCIe 4.0 #1			PCIe x 4 <Gen4> (NVMe storage)
K29	6	PCIe 4.0 #3			
M29	7	PCIe 4.0 #4			
L28	4	PCIe 16 #0			
L28	5	PCIe 16 #1			
K26	6	PCIe 16 #2			
M26	7	PCIe 16 #3			
L24	4	PCIe 16 #4			
L24	5	PCIe 16 #5			
K22	6	PCIe 16 #6			
M22	7	PCIe 16 #7			

Ball	PCH HSIO Lane	HSIO Type and Lane	CY21 Port Mapping	Cyborg-H
L24	14	DMI 7	DMI	DMI x 8
P22	15	DMI 6		
R26	16	DMI 5		
H26	17	DMI 4		
J26	18	DMI 3		
L29	19	DMI 2		
H30	20	DMI 1		
L31	21	DMI 0		

TGL-H

Wistron Corporation
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 301, Taiwan, R.O.C.


Rev: X01

Doc: CPU (PEG/DMI/PCIe4.0)

Doc: Cyborg_TGL-H RTX

Date: Friday, November 26, 2020

Sheet: 3 of 108




618429_TGL_H_PDG_Revip0 P.136

Table 64. CFG Signals Functionality and Termination

CFG	Description	Termination	Resistor
EAR	Stall CPU reset sequence until de-asserted:	Pull-up to VCCSTG	1K ohm
			<i>continued...</i>
CFG	Description	Termination	Resistor
	1 = (Default) Normal Operation; No stall.		
	0 = Stall		

618697_TGL_H_DDR4_SCH_Revip1 P.13



575683_TGL_EDS_Voll_Revip0 P.115

Table 9-1. Display Ports Availability and Link Rate for UP4/UP3/H-Processor Lines

Port	UP4-Processor Line	UP3-Processor Line	H-Processor Line
DDI A ^{1,2}	eDP* up to HBR3 MIPI DSI up to 2.5 Gbps	eDP* up to HBR3 MIPI DSI up to 2.5 Gbps ⁵	eDP* up to HBR3
DDI B ²	eDP* up to HBR3 DP* up to HBR2 HDMI* up to 5.94 Gbps MIPI DSI up to 2.5 Gbps	eDP* up to HBR3 DP* up to HBR2 HDMI* up to 5.94 Gbps	eDP* up to HBR3 DP* up to HBR2 HDMI* up to 5.94 Gbps
DDI TCP0 ³	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps
DDI TCP1 ³	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps
DDI TCP2 ³	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps
DDI TCP3 ³	N/A	DP* up to HBR3 HDMI* up to 5.94 Gbps	DP* up to HBR3 HDMI* up to 5.94 Gbps
DPiP0 ⁴			DP* up to HBR3
DPiP1 ⁴	N/A	N/A	DP* up to HBR3
DPiP2 ⁴			DP* up to HBR3
DPiP3 ⁴			DP* up to HBR3

Dell_Cy21_CSB_HSIO_Port_Assignment_Rev0.1_2020-04-07_Cyborg-H

Board	HSIO L ₂	HSIO Type and Lane	CY21 Port Mapping	Cyborg-H
EN38	0	USB-C 0	DDI TCPO	TBT #0
EA41		DDI A		eDP
EC36		DDI B		HDMI2.0
AT38	Display Interfaces	DPiP0		DPiN0
AR37		DPiP1		DPiN1
AR40		DPiP2		DPiN2
AN39		DPiP3		DPiN3

618429_TGL_H_PDG_Revip0 RCOMP

Pin Name	DDLRCOMP	CSIRCOMP	TCRCOMP_P	TCRCOMP_N	TCPO_MBIAS_RCOMP	DPiP0(1/2/3)_RCOMP
Board Form (ohm)	150Ω±1% to GND	150Ω±1% to GND	150Ω±1% Differential	150Ω±1% Differential	2.2kΩ±1% to GND	150Ω±1% to GND
Board Rdc (ohm)	<0.2	<0.5	<0.5-res both traces	<0.5	<0.5	<0.5
Board Cap (pF)	N/A	N/A	N/A	2	N/A	N/A
Spacing for Mount (mm)	MS: 500 SL/DCL: 380	MS: 500 SL/DCL: 380	MS: 500 SL/DCL: 380	MS: 500 SL/DCL: 380	MS: 500 SL/DCL: 380	MS: 500 SL/DCL: 380
DDR						
HDMI	X					
DP	X					
eDP	X					
DSi	X					
CSI			X			
Type-C				X	X	
F _{Ctrl} x4						
F _{Ctrl} x16						
DMI						
DPiP0(1/2/3)						X
ModPHY						
USB2						
GPIO_1.1V3.3V						
3mmWires						
GPIO_1.8V						
XTAL						
CNV_DMHY						

TGL-H












Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU (DDI/EDP/TCP/DP/CSI)**

Size: **Cyborg TGL-H RTX**

Date: Friday, November 20, 2020

Sheet 4 of 106



Pin Name	DDR_RC0MP
Board Rdc (ohm)	100Ω ±1% to GND
Board Rdc (ohm)	<0.05
Board Cap (pF)	N/A
Spacing for Breakout (mm)	TGL-U-500
Spacing for Mainroute (mm)	
DDR	
HDMI	
D7	
eDP	
IG1	
CSI	
Type-C	
PCIe4 x4	
PCIe4 x16	
DMI	
DFP[0]/[2/3]	
MsPHY	
USB2	
GPIO_1.8V/3.3V	
SoundWap	
GPIO_1.8V	
XTAL	
CMV_LPHY	

Channel	IL (DDR4)		NIL (DDR4)		NIL (LPDDR4x)	
	Byte	Byte	Byte	Byte	Sub Channel	Byte
DDR0	Byte0	Byte1	DDR0	Byte0	DDR7	Byte1
DDR0	Byte1	Byte2	DDR0	Byte2	DDR6	Byte0
DDR0	Byte2	Byte3	DDR0	Byte4	DDR7	Byte1
DDR0	Byte3	Byte4	DDR0	Byte6	DDR6	Byte0
DDR0	Byte4	Byte5	DDR1	Byte0	DDR5	Byte1
DDR0	Byte5	Byte6	DDR1	Byte2	DDR4	Byte0
DDR0	Byte6	Byte7	DDR1	Byte4	DDR5	Byte1
DDR1	Byte0	Byte1	DDR1	Byte6	DDR4	Byte0
DDR1	Byte1	Byte2	DDR0	Byte3	DDR3	Byte1
DDR1	Byte2	Byte3	DDR0	Byte5	DDR3	Byte0
DDR1	Byte3	Byte4	DDR0	Byte7	DDR2	Byte0
DDR1	Byte4	Byte5	DDR1	Byte1	DDR1	Byte1
DDR1	Byte5	Byte6	DDR1	Byte3	DDR0	Byte0
DDR1	Byte6	Byte7	DDR1	Byte5	DDR1	Byte1
DDR1	Byte7	Byte8	DDR1	Byte7	DDR0	Byte0

Tiger Lake-H-1-1GP-U3
ZZ00CPU501

575683_TGL_EDS_Voll_Revip0_F.98

Figure 5-2. DDR4 Interleave (IL) and Non-Interleave (NIL) Modes Mapping

Table 5-16. Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping

TGL-H
Wistron Corporation
21F, 8th, Sec. 1, Hsin 14th Rd, Hsinchu, Taiwan, R.O.C.

File: CPU (DDR)
Size: Document Number
Part: Cyborg TGL-H RTX
Date: Friday, November 20, 2020
Sheet: 5 of 106