

# Loveland Schematics

## Skylake-U


**REV : A00**

*DY : None Installed*

*UMA: UMA only installed*


*OPS: DISCRTE OPTIMUS installed*

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Cover Page</b>		
Size A3	Document Number <b>Loveland SKL-U</b>	Rev <b>A00</b>
Date: Friday, September 18, 2015		Sheet 1 of 105

Project code:  
 Love14 SKL --> 4PD060010001  
 Love15 SKL --> 4PD061010001  
 PCB P/N: 14291  
 Revision: A00

# Loveland SKL-U Block Diagram



CHARGER	
BQ24780RUVR 44	
INPUTS	OUTPUTS
AD+	DCBATOUT
SYSTEM DC/DC	
RT6576DGQW 45	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5
CPU Core Power	
NCP81208MNTXG 46-50 NCP81382MNTXG X2 NCP81253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE +VCCGT +VCCSA
DDR3L SUS	
TPS51716RUKR 51	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D675V_S0
CPU DCDC-V1D00A	
SY8208DQNC 53	
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
LDO-V1D5V	
S-1339D15-M5001 54	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
LDO-V1D8V	
APL5930KAI-TRG 54	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
5V/3V_S0	
G5016KDLU 40	
INPUTS	OUTPUTS
5V_S5 3D3V_S5	5V_S0 3D3V_S0
VCCSTG	
M5938ARD1U 40	
INPUTS	OUTPUTS
5V_S5	+VCCIO +VCCSRG
VCCST	
M5938ARD1U 40	
INPUTS	OUTPUTS
5V_S5	+V1_000_CPU +VCCSRF_CPU
PCB LAYER	
L1:Top L2:VCC L3:Signal L4:Signal L5:GND L6:Bottom	

Main Func = CPU

(Blanking)

<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**(Reserved)**

Size A4	Document Number <b>Loveland SKL-U</b>	Rev <b>A00</b>
------------	--	-------------------


Date: Tuesday, September 15, 2015 Sheet 3 of 105

**Main Func = CPU**




**(#543016) PROCHOT# Routing Guidelines**

**Figure 10-1. Routing Illustration for PROCHOT# Topology**



M1,2,3,4,5: <3 inches  
 M6: 1-11 inches  
 MCPU: 0.3-1.5 inches  
 Mt <0.3 mils  
 Main route(M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches




<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU\_(JTAG/CPU SIDE BAND)**

Size: Custom	Document Number: <b>Loveland SKL-U</b>	Rev: <b>A00</b>
Date: Tuesday, September 15, 2015		Sheet 4 of 105



071.SKYLA.000U

071.SKYLA.000U

DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLKB) and DQS and DQS# differentially signal swapping within a pair is allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT

4.17 SKL-U and SKL-Y System Memory ODT Signal Connectivity Detail


Table 4-41. ODT Signals Connectivity table

Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	Processor	DDR0_ODT[0]	Processor's ODT[0] connected to DRAMs' ODT.	1, 2
		DRAMs	One ODT per x32 DRAM PEG Two ODT per x64 DRAM PEG	T-topology connection	
SKL-U	LPDDR3 Memory Down	Processor	DDR0_ODT[1:0]	Processor's ODT[0] connected to DRAMs' ODT.	1, 2
		DRAMs	One ODT per x32 DRAM PEG Two ODT per x64 DRAM PEG	T-topology connection. Processor's ODT[1] not connected.	
DDR3L Memory Down	Memory Down	Processor	DDR0_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT	3, 4
		DRAMs	ODT[1:0]	Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, Processor ODT[1] not connected.	
DDR3L SO-DIMM	Memory Down	Processor	DDR0_ODT[1:0]	Processor's ODT[1:0] connected to DIMMs' ODT[1:0].	1, 3
		DIMMs	ODT[1:0]		
DDR3L Memory Down	Memory Down	Processor	DDR0_ODT[1:0]	Processor's SO-DIMM Channel ODT[1:0] connected to DIMM. Processor's Memory Down channel's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, ODT[1] not connected.	3, 4
		DIMMs	ODT[1:0]		
DDR4 Memory Down	Memory Down	Processor	DDR0_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, ODT[1] not connected.	3, 4
		DRAMs	ODT[1:0]		
DDR4 Memory Down	Memory Down	Processor	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM ODT[1:0] balls.	3, 4
		DIMMs	ODT[1:0]		

Notes:  
 1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files (CPUV2 - SKL-Y LPDDR3, AVP5 - SKL-U LPDDR3).  
 2. DDR3L Rank1 ODT is always enabled by BIOS/MEM. ODT signal is controlling only Rank0 ODT.  
 3. DDR3L ODT input is held high (Active). KIT NDR is defined by BIOS as high-Z in both ranks, when a Rank receives write command it enables write with ODT, after power training. Otherwise ODT gets KIT NDR (High).  
 4. These modules are related to DDR3L supported Memory down topologies only. 2R x16 DDP single side, 2R x16 DDP dual sided and 2R x8 dual sided.

Layout Note:

Design Guideline:  
 SM\_RCMP keep routing length less than 500 mils.



-Core Design-

