2013 S-Series Intel Shark Bay

UMA/DIS Muxless Schematic
14.0"Rampage 15.6"Renegade 17.0"Ricochet

Haswell-M Dual/Quad Core SV
rPGA947 37W
Lynx Point-M PCH

REV:MV

2013-08-01

DY:No stuff
DIS_PX:Only DIS install

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Cover Page	
Size A4	Document Number 2013 S-Series Shark Bay 14 15 17	Rev 1
Date: Thursday, August 01, 2013	Sheet 1 of 103	

2013 S-Series Intel Shark Bay 14.0" 15.6" 17.3" (Muxless)



Project code:
Rampage 14" - 91.4YW01.001
Renegade 15" - 91.4YX01.001
Ricochet 17" - 91.4YY01.001
PCB P/N : 12241

PCB 8 LAYER

L1:	Top
L2:	GND
L3:	Signal
L4:	Signal
L5:	VCC
L6:	Signal
L7:	GND
L8:	Bottom

CPU DC/DC TPS51631RSMR 46,47

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51367RVER 48

INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC RT8223MZQW 45

INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC TPS51216RUKR 49

INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D675V_S0 DDR_VREF_S3

SYSTEM DC/DC APL5930KAI 51

INPUTS	OUTPUTS
3D3V_S5	1D5V_S0

VGA ADP3211MNR2G 82

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

CHARGER BQ24736RGRR 44

INPUTS	OUTPUTS
AD+ BT+	DCBATOUT

VGA G9661-25ADJF11U 83

INPUTS	OUTPUTS
3D3V_S0	1D8V_VGA_S0

VGA APL5930KAI 83

INPUTS	OUTPUTS
1D35V_S3	0D95V_VGA_S0

Switches 36,83

INPUTS	OUTPUTS
5V_S5 3D3V_S5 3D3V_S0	5V_S0 3D3V_S0 3D3V_VGA

VGA TPS51211DSCR

INPUTS	OUTPUTS
DCBATOUT	1D5V_VGA_S0 83

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size	Document Number	Rev
A3	2013 S-Series Shark Bay 14 15 17	1

Date: Wednesday, July 03, 2013 Sheet 2 of 103

SSID = CPU

Delete R305 R304





HDMI



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (PCIE/DMI/FDI)

Size: A2 | Document Number: 2013 S-Series Shark Bay 14 15 17 | Rev: 1

Date: Monday, August 12, 2013 | Sheet 3 of 103

SSID = CPU



Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (THERMAL/CLOCK/PM)

Size	Document Number	Rev
A3	2013 S-Series Shark Bay 14 15 17	1

Date: Monday, August 12, 2013 Sheet 4 of 103

SSID = CPU



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***CPU (DDR)***

Size	Document Number	Rev
A3	**2013 S-Series Shark Bay 14 15 17**	1

Date: Monday, August 12, 2013 Sheet 5 of 103